# Sited

# Notice of References Cited

Application/Control No. 09/667,164

Applicant(s)/Patent Under Reexamination BALLACHINO, WILLIAM E.

Examiner Art Unit
Chat C. Do 2124

Page 1 of 1

#### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,732,008	03-1998	Abu-Khater et al.	708/714
	В	US-5,126,965	06-1992	Asato et al.	708/714
	С	US-5,499,203	03-1996	Grundland, Nathan	708/710
	D	US-5,396,445	03-1995	Lal, Shiang J.	708/714
	E	US-5,875,125	02-1999	Hwang et al.	708/710
	F	US-5,523,963	06-1996	Hsieh et al.	708/707
	G	US-5,579,254	11-1996	Kumar et al.	708/714
	Н	US-5,852,568	12-1998	Ranjan, Nalini	708/714
	- 1	US-4,623,982	11-1986	Ware, Frederick A.	708/714
	J	US-5,018,093	05-1991	Shih, Feng-Hsien W.	708/533
	К	US-4,682,303	07-1987	Uya, Masaru	708/714
	L	US-5,204,832	04-1993	Nakakura, Yasuhiro	708/714
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

## **NON-PATENT DOCUMENTS**

NON-FATENT DOCUMENTS						
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Akhilesh, A reduced-area scheme for carry-select adders, 1993, IEEE transactions on computers, Vol. 42, No. 10, pages 1163-1170.				
	v	Abu-Khater et al., Circuit/Architecture for low-power high-performance 32 bit adder, 1995, IEEE, pages 74-77.				
	w	Becker et al., A performance driven generator for efficient testable conditional sum adders, 1992, IEEE, pages 370-375.				
	х	Cheng et al., The improvement of conditional sum adder for low power applications, 1998, IEEE, pages 131-134.				

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.